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In this work, we analyze hysteresis and bipolar effects in unipolar junctionless transistors. A
change in subthreshold drain current by 5 orders of magnitude is demonstrated at a drain voltage of
2.25V in silicon junctionless transistor. Contrary to the conventional theory, increasing gate oxide
thickness results in (i) a reduction of subthreshold slope (S-slope) and (ii) an increase in drain
current, due to bipolar effects. The high sensitivity to film thickness in junctionless devices will be
most crucial factor in achieving steep transition from ON to OFF state. VC 2012 American Institute
of Physics. [http://dx.doi.org/10.1063/1.4748909]
Scaling down of conventional metal–oxide–semicon-
ductor (MOS) transistors into the nanoscale regime is being
hindered due to several technological and process issues.1
One such parameter limiting the downscaling is the abrupt-
ness of source/drain (S/D) junctions as it impacts short chan-
nel effects and parasitic series resistance.1,2 To overcome the
technological difficulties in the formation of ultra-steep S/D
profiles, the concept of the junctionless (JNL) MOS transis-
tor in silicon-on-insulator (SOI) and bulk technologies has
been proposed.2–4 As the channel doping is the same as that
of the S/D regions in JNL devices, the need for steep S/D
profile is alleviated. As shown in Figure 1, JNL metal-oxide-
semiconductor field effect transistor (MOSFET) is a unipolar
device as it is doped with only one type of impurity. The per-
formance of JNL transistors, like inversion mode devices, is
degraded by short channel effects which result in increasing
the subthreshold slope (S-slope). A lower S-slope is desirable
as it governs the transition from OFF to ON state. It has been
demonstrated5,6 that S-slope can further be reduced from
60mV/decade in MOSFETs by impact ionization phenom-
enon. Indeed somewhat surprisingly, JNL devices exhibit
higher impact ionization rate, and the length over which
impact ionization takes place is also larger in JNL MOSFETs
as compared to inversion mode (INV) devices.5
In order to evaluate bipolar effects, JNL and undoped
INV mode double gate (DG) MOSFETs with same subthres-
hold characteristics were simulated with ATLAS simulation
software7 using the Lombardi mobility model8 and including
modules for doping, bipolar, and impact ionization effects.
JNL MOSFETs with gate length (Lg) of 50 nm with a width
of 1 lm were analyzed with silicon film thickness (Tsi) vary-
ing from 6 nm to 10 nm and oxide thickness (Tox) from
0.8 nm to 2.4 nm. In JNL device, doping concentration (Nd)
was fixed at 1019 cm3 and drain bias (Vds) was varied from
1.5V to 2.25V. Figures 2(a)–2(d) show the hysteresis effect
in Ids–Vds characteristics (forward and backward sweep
mode) in JNL devices. INV mode devices do not exhibit
hysteresis phenomena for the same gate and drain voltages,
and device parameters mentioned in the figure. This simula-
tion depicts a change of 5 orders of magnitude in drain cur-
rent with an S-slope <1mV/decade at Vds¼ 2.25V for
silicon transistors. The hysteresis window (DV), being
directly proportional to the number of decades of transition
in the drain current, i.e., steepness of Ids–Vgs curve at the
transition voltage, increases from 8mV at Vds¼ 1.75V to
about 163mV for Vds¼ 2.25V. While sweeping in forward
direction, at a particular gate voltage, the carriers gain suffi-
cient energy to start impact ionization14 and the avalanche
chain mechanism increases the carrier density leading to
steep S-slope and sharp increment in drain current. Due to
impact ionization, a large number of electron–hole pairs are
generated in the silicon film. The generated electrons con-
tribute to the drain current while holes accumulate at the
minimum potential region. The consecutive accumulation of
holes forward biases the source-channel (p-type accumulated
region) hence enhancing the drain current due to a virtual
bipolar mechanism. The high drain current again increases
avalanche multiplication leading to the generation of elec-
tron–hole pairs. This positive feedback mechanism actuates
the parasitic “bipolar” effect in parallel, resulting in the sharp
increase of drain current.9–19 In the reverse sweep mode, i.e.,
FIG. 1. Schematic diagram of a DG SOI JNL MOSFET.
a)Author to whom correspondence should be addressed. Electronic mail:
akranti@iiti.ac.in.
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reducing gate voltage, larger negative voltage is required to
overcome the effect of feedback loop and additional drain
current, which results in the hysteresis effect.
In order to understand hysteresis effect in JNL devices,
potential distribution, electron, and hole concentration, along
a cut-line (shown in Fig. 3(a)) from x¼ Lg/2, y¼ 0 to x¼ Lg/2,
y¼ Tsi, have been extracted for four structures corresponding
to bias points A, B, C, and D marked in Fig. 2(d). As shown in
Figs. 3(b) and 3(c), the potential distribution and electron con-
centration are maximum at the centre of the film as compared
to the surface. Conversely, the hole concentration is higher at
the surface rather than at the centre of the film (Fig. 3(d)). In
classical bulk MOSFETs, holes generated due to impact
ionization move towards the substrate region which is at mini-
mum potential. However, in DG JNL devices, electrons flows
through the center of the film (y¼ Tsi/2) and holes move to the
surface as it is the region of minimum potential (Fig. 3(b)).
Although, both electrons and holes are generated due to
impact ionization, the voltage applied at the gate causes elec-
trons to deplete for gate voltages below the steep transition of
drain current, while holes accumulate at the surface as they
cannot flow through the oxide. This can cause the surface hole
concentration to be greater than maximum electron concentra-
tion at the centre, i.e., for points A and D (shown in Fig. 2(d)).
For Vgs above the steep drain current transition (i.e., points B
and C in Fig. 2(d)), electron concentration at centre is higher
than hole concentration, whereas, at surface, hole concentra-
tion is higher (Figs. 3(c) and 3(d)). Progressive accumulation
increases the concentration of holes at the surface to a level
>1019 cm3. The potential, electron, and hole concentrations
are highest for point C (in comparison to A, B, and D) as it
corresponds to voltage where the number of electrons and
holes, generated due to impact ionization, are maximum.
The sensitivity of steep S-slope on device parameters (Tox
and Tsi) is shown in Figs. 4(a)–4(c). As shown in Fig. 4(b), for
the same off-current (Ioff¼ Ids at Vgs¼ 0V), an increase in
Tox results in an increase in the on-current (Ion¼ Ids at
Vgs¼ 0.2V). This increase is contrary to the conventional
scaling theory and is only possible due to the additional cur-
rent component because of bipolar effects in JNL devices. An
impressive Ion/Ioff of five orders of magnitude can be achieved
for Tox lying between the range 1.2 nm to 2.4 nm at
Vgs¼ 0.2V. For a device with Tox¼ 0.8 nm, the steep S-slope
is obtained at Vgs¼ 0.215V (Fig. 4(a)). An increase in Tox
shifts the threshold voltage in the negative direction and all
other devices achieve the steep transition below 0.2V result-
ing in the saturation of Ion/Ioff ratio for Tox> 1.2 nm. The rate
of change of threshold voltage (Vth) with oxide thickness
(DVth/DTox) is 60mV/nm for steep S-slope JNL devices. Vth
is taken to be the gate voltage corresponding to the steep
increase of drain current.
FIG. 2. Dependence of drain current on gate voltage in JNL and INV
mode devices at (a) Vds¼ 1.50V, (b) Vds¼ 1.75V, (c) Vds¼ 2.00V, and
(d) Vds¼ 2.25V. Points B and A represent the gate voltage just before and af-
ter steep transition in reverse sweep, respectively, whereas points D and C cor-
respond to gate bias just before and after steep transition in forward sweep,
respectively. Voltages corresponding to points A, B, C, and D marked in (d)
are 0.055V,0.065, 0.110, and 0.100V, respectively.
FIG. 3. (a) Position of cut-plane for the evaluation of (b) potential distribu-
tion, (c) electron concentration, and (d) hole concentration in junctionless
devices at bias voltages corresponding to points A, B, C, and D shown in
Figure 2(d). Device parameters are same as in Figure 2.
FIG. 4. (a) Dependence of drain current on gate voltage for various values of
gate oxide, (b) on–off current ratio (Ion/Ioff) as a function of gate oxide thick-
ness, (c) drain current–gate voltage graph for various film thickness values,
and (d) generation and recombination rates as a function of gate voltage (Vgs).
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JNL devices exhibiting steep S-slope are also extremely
sensitive to film thickness as an increment of 1 nm at
Tsi¼ 6 nm can introduce a significant shift in the threshold
voltage (DVth/DTsi 160mV/nm) and S-slope (26mV/dec-
ade to 0.5mV/decade). As shown in Fig. 4(c), increasing the
film thickness from 6 nm to 7 nm improves the number of
decades of change in drain current at the transition gate volt-
age as it results in an increased impact ionization, which
leads to excess carrier generation. The electrons have to be
depleted to turn OFF the device. An additional negative volt-
age is required for the same and hence a reduction threshold
voltage is observed leading to a progressive shifting of the
Ids–Vgs characteristics in the direction of lower gate voltages
(Fig. 4(c)).
An increase in Tsi, i.e., from 7 nm to 8 nm results in the
condition that the transistor latches to the ON state and does
not turn OFF. The reason for device turning OFF at Tsi¼ 7 nm
and the latching to the ON state for Tsi 8 nm can be under-
stood with Fig. 4(d). At higher gate voltages (above the steep
drain current transition), a constant difference between gener-
ation and recombination (G–R) rates is observed for
Tsi¼ 7 nm and 8 nm. Before the steep transition, the magni-
tude and difference between G–R rates decreases for
Tsi¼ 7 nm, while for Tsi¼ 8 nm both rates maintain a constant
magnitude and difference over the entire reverse sweep of
gate voltage. At Tsi¼ 7 nm, generated electrons can be
depleted at the transition gate voltage leading to the device
being turned OFF. This is also reflected in the reduction in
G–R rates which are broadly in agreement at lower gate vol-
tages. The holes generated by impact ionization, if possible,
recombine with electrons and overall current remains low. For
film thickness 8 nm, more number of carriers are generated
(indicated by higher magnitude of G–R rates) in the reverse
gate bias sweep, which cannot be depleted by the applied gate
voltage. This results in the device being latched to the ON
state. The constant difference in G–R rates is observed (i)
beyond the sharp increase in drain current and (ii) when the
device is unable to turn OFF. This constant difference
between G–R rates for Tsi¼ 8 nm (over entire Vgs range) is
the indicative of enhanced drain current (unable to turn OFF)
due to high concentration of generated electron–hole pairs
caused by impact ionization. The level of impact ionization at
which the generation rate has a significant effect on current is
of the order of 1028 cm3s1. The balance between generation
and recombination is crucial in what is essentially the “base”
of an equivalent bipolar transistor under extremely high injec-
tion conditions and no base contact. This phenomenon of tran-
sistor not being able to turn off has been previously reported
and analyzed for fully and partially depleted INV devices
operating at high drain bias15,16,18,19 but not for JNL devices.
The higher sensitivity of steep S-slope junctionless MOSFET
on film and oxide thickness coupled with the challenge of
fabrication of high quality defect free thin mono-crystalline
silicon film imposes severe limitations on the usefulness of
the steep S-slope junctionless transistor. The crucial challenge
in the fabrication of JNL transistors will be to control film
thickness within 60.5 nm of the optimal value to achieve the
benefit of steep switching from OFF to ON state and avoiding
the two extremes:
(i) S-slope close to 60mV/decade (theoretical minimum at
room temperature) and
(ii) Device latching on to the ON state and failing to turn
OFF.
This sensitive dependence on film thickness is expected
to be valid for channel materials like germanium where steep
S-slope is expected to be observed at lower Vds (in compari-
son to Silicon) due to lower energy bandgap (0.7 eV).
In conclusion, bipolar effects appear to be more severe
in unipolar junctionless devices. It is possible to achieve a
change of 5 decades in subthreshold drain current due to
impact ionization in junctionless devices. However, the most
crucial challenge for junctionless devices benefitting from
steep S-slope at lower voltages will be the control of silicon
film thickness. Bipolar effects in junctionless transistors lead
to anomalous increase in drain current for thicker gate oxides
and the reduction of S-slope with increase in gate oxide and
film thickness (within a certain range).
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